

62
8
wherein the first isolation technique and the second isolation technique are different and implemented sequentially.

3
5. (Amended) A system for allowing different types of isolation techniques during
2 fabrication of a semiconductor device, comprising:
3 a common substrate having a first portion on which a first isolation technique is
4 implemented during processing and a second portion on which a second isolation
5 technique is implemented during processing, wherein the first isolation technique and the
6 second isolation technique are different and implemented sequentially;
7 an SRAM device implemented on the first portion of the substrate; and
8 a flash EPROM device implemented on the second portion of the substrate.

3
9. (Amended) A semiconductor device comprising:
2 a common substrate having a first portion on which an STI isolation technique is
3 implemented during processing and a second portion on which a LOCOS isolation
4 technique is implemented during processing, wherein the STI isolation technique and the
5 LOCOS isolation technique are implemented sequentially;
6 an SRAM device implemented on the first portion of the substrate; and
7 a flash EPROM device implemented on the second portion of the substrate.